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[571 ABSTRACT 
An open loop digital frequency multiplier with a multi- 
plied output synchonized to low frequency clock 
pulses. The system includes a multi-stage digital 
counter which provides a pulse output as a function of 
an integer divisor. The integer divisor and the timing or 
counting cycle of the counter are interrelated to the 
frequency of a clock input. The counting cycle is con- 
trolled by a one-shot multivibrator which, in turn, is 
driven by a reference frequency input. 
[pp. 1365-13661. 
6 Claims, 2 Drawing Figures 
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OPEN LOOP DIGITAL FREQUENCY MULTIPLIER 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 
85-568 (72 Stat. 435; 45 U.S.C. 2457). 
FIELD OF THE INVENTION 
This invention relates to a system for producing mul- 
tiplied frequency pulses which are synchronized to a 
low frequency reference clock pulse, and, more partic- 
ularly, for producing high frequency clock pulses as a 
multiple function of low frequency clock pulses in a 
stabilized operation. 
Digital frequency multiplying systems are frequently 
made fairly complex in order to obtain a reliable con- 
trol of two frequencies in synchronization. As com- 
pared to conventional phase-locked loop systems, the 
present invention utilizes digital circuits. It also avoids 
use of bulk components and has zero acquisition time. 
Thus, it is the purpose of this invention to provide a 
relatively simple straight-forward system by which a 
digital frequency multiplier can be synchronized to low 
frequency clock pulses. 
SUMMARY OF THE INVENTION 
In the present invention, a digital frequency multi- 
plier system synchronizes and multiplies low frequency 
clock pulses to high frequency clock pulses where the 
high frequency clock pulses are a multiple of the low 
frequency. The reset of a digital counter means is con- 
trolled by a timing period so that output frequency of 
the pulses from the counter means is an even multiple 
of the timing period. The timing period is controlled by 
a one-shot multivibrator which is triggered by refer- 
ence frequency pulses. To obtain reliability, the digital 
counter means has a divider circuit which divides input 
high frequency clock pulses by an integer value so that 
its output pulses are a function of the integer value. By 
relating the values of the integer value and the timing 
period as a function of the frequency of the high fre- 
quency clock pulses, the low frequency clock pulses 
are synchronized to the output frequency of the digital 
counter means with a high degree of reliability. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. I is a schematic representation of one embodi- 
FIG. 2 is a wave form representation of the timing 
DESCRIPTION OF PREFERRED EMBODIMENT 
Referring now to FIG. 1, a digital counter means 18 
has an input I11 for receiving clock pulses from a high 
frequency generator or oscillator 12. Built into the 
counter BO is divider circuit means which divide the 
input frequency by a integer value “N”. Thus, the out- 
put pulses are a function of the integer value Nand the 
input frequency. The counter 10 has a reset input 13 by 
which a pulse input can reset the counter circuits. The 
reset input 13 is coupled to one-shot multivibrator 14, 
which, in turn, is connected to a frequency reference 
source 15. The frequency reference source 15 supplies 
a clock frequency pulse input to the one-shot multivi- 
brator 14, which, in turn, resets the counter periodi- 
ment of the present invention; and 
relationship of the system. 
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cally or repetitively on the falling edge of the reference 
frequency source pulses. 
For a more complete understanding of the interrela- 
tionship of the components, consider the desired multi- 
plier function represented by the letter “M”, an integer 
greater than unity, the reference frequency from the 
frequency reference source 15 represented by the 
symbol F H  and the multiplied frequency at the out- 
put 14 represented by the symbol F M ,  then 
The relationship of the frequency of the oscillator I12 
clock input to the counter 10 to the output 16 is such 
that the frequency F,, of the oscillator 12, when divided 
by integer value N is equal to the frequency F,, as 
F,, = N F l ,  ( 2 )  
Stated another way with respect to equations ( 1 ) and 
(2) ,  the frequency F,, of the oscillator 12 is also equal 
to the multiplier function times the integer times the 
reference frequency, as 
F,, = N M F ,  ( 3 )  
The pulse width T of the output of the one-shot mul- 
tivibrator I4 is predetermined and the multivibrator 
output signal triggers the reset of the counter 10. The 
30 output pulse width T can be defined as: 
( 4 )  
35 The key to output frequency F,, to exactly “M” full 
cycles, the oscillator frequency must be maintained 
between the following functions: 
45 
For any given stability of the oscillator 12, equation 
As shown in FIG. 2, the reference frequency F,( peri- 
5o odically occurs and triggers the multivibrator 14. The 
pulse output of the multivibrator 14 has a time period 
T during which the counter 10 is reset. The oscillator 
12 supplies pulses to the counter 10 at a frequency 
equal to the product of the multiplier function M ,  the 
55 integer value N and the reference frequency F,,. The 
counter 10 divides the oscillator frequency by the inte- 
ger value N to provide the multiplied output frequency 
F.1,. 
In a practical example of the foregoing system, the 
60 following relationship is exemplary: 
Reference frequency F, = 1Hz 
Multiplier Function M = 400 
Output frequency F,,, = 400Hz 
N = 256 
F,, = 102,400 Hz k 64 Hz. 
This means that the frequency stability of the oscilla- 
tor should be better than plus or minus 0.0625 percent. 
(5) sets a minimum value for the divisor M .  
65 T = 4.88 microseconds 
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It will be noted that it is convenient to make the integer 
N a power of eithr 2 or 10. 
While particular embodiments of the present inven- 
tween the limits determined by the following equation: 
tion have been shown and described, it is apparent that 
changes and modifications may be made without de- 5 4 
parting from this invention in its broader aspects; and 
therefore, the aim in the appended claims is to cover all 
such changes and modifications as fall within the true 
spirit and scope of this invention. 
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f i t g f  inlllti 2,$lh'F,,, ',w1> What is claimed is: 10 
1. An open-loop digital frequency multiplier for mul- 
tiplying a low frequency of clock pulses by a desired 
multiple M to produce high frequency output pulses 
which are synchronized to low frequency reference 
pulses, said multiplier comprising: 15 F,, = the reference frequency 
a source of clock pulses at  a low reference frequency, 
a source of higher frequency clock input pulses, 
a multi-stage digital counter means which produces 
as its output said high frequency output pulses, 
reset means coupled to said source of reference 20 timing period has a pulse width Tequal to 
frequency clock pulses and responsive thereto for 
where = the integer 
= the frequency of said output Pulses divided by 
the frequency of the reference input pulses 
F,,$,. = the frequency of the input clock pulses 
3. The apparatus as defined in claim 2 wherein the 
integer value is a power of the number 2 or 10. 
4. The apparatus as defined in claim 3 wherein said 
providing to said digital counter means repetitive 1 
2 M N F p . r  
and equal to 
reset pulses having a pulse width of time duration 7 
for repetitively resetting said counter means as 
periodic occurrences corresponding to said refer- 25 
ence frequency pulse occurrences, I 
means coupling said higher frequency clock input 2 N F  out ' 
pulses to the digital counter means, said digital 
counter including for dividing said 5. The apparatus as defined in claim 4 wherein said 
higher input frequency of clock input pulses by an 30 equal to MNFwf and 
integer value N whereby the output frequency of 
said output pulses produced by the digital counter 6. The multiplier as defined in claim 1 wherein said 
means represents the product of said reference reset means comprises a one-shot multivibrator means 
frequency and the multiplier function M and equals whereby the reset pulses are generated at instances 
the ratio of said higher frequency of clock input 35 corresponding to the falling edges of said reference 
pulses and the integer N. frequency source pulses and said counter means is reset 
during said time duration 7. 
Pulses are at a 
to N F  Out. 
2. The apparatus as defined in claim 1 wherein the 
frequency of said input frequency clock pulses is be- * * * * *  
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